You are viewing a preview of this job. Log in or register to view more details about this job.

IC Layout - Summer Intern

IC Layout - Summer Intern

 

If you are looking for a challenging and exciting career in the world of technology, then look no further. Skyworks is an innovator of high-performance analog semiconductors whose solutions are powering the wireless networking revolution. Through our broad technology expertise and one of the most extensive product portfolios in the industry, we are Connecting Everyone and Everything, All the Time.

 

At Skyworks, you will find a fast-paced environment with a strong focus on global collaboration, minimal layers of management, and the freedom to make meaningful contributions in a setting that encourages creative thinking. We value open communication, mutual trust, and respect. We are excited about the opportunity to work with you and glad you want to be part of a team of talented individuals who together are changing the way the world communicates.

 

Job Description

Skyworks Inc. is seeking a Layout Summer Intern to participate in support for the layout of Analog integrated circuits, utilizing commercial/standard bulk CMOS and SOI technologies in accordance with design rules. In this role you will be working closely with the layout team and the manager to support the design engineers in the layout and verification of analog and integrated circuits for wireless consumer electronic products using the Cadence Design environment and Calibre verification tools.  The position requires direct interaction and mentoring with the layout team and the manager at the one of our design centers.

 

Requirements

Currently enrolled in a layout of integrated circuits program at an accredited college or technical institution. Courses in layout techniques including the ability to build, place, and route active and passive IC devices. 

Classroom experience in the layout of bulk CMOS blocks.

Able to plan the placement of circuit components in an overall physical design.

Basic understanding of semiconductor processes and structures, like CMOS FETs, capacitors, resistors etc.

Entry-level knowledge to perform layout vs schematic (LVS) and design rule checks using the Calibre or Cadence verification tool.

Basic experience and competency in using the following tools: Cadence Virtuoso and Calibre for LVS and DRC

Good communication skills both verbal and written.

A self-starter and team player with the ability to learn on the job.